

Section 26. Comparator

HIGHLIGHTS

This section of the manual contains the following major topics:

26.1	Introduction	
26.2	Comparator Registers	
26.3	Comparator Operation	
26.4	Comparator Configuration	
26.5	Comparator Interrupts	
26.6	Comparator Voltage Reference Generator	
26.7	Register Map	
26.8	Design Tips	
26.9	Related Application Notes	
26.10	Revision History	

Note: This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all dsPIC33E/PIC24E devices.

Please consult the note at the beginning of the "**Comparator**" chapter in the current device data sheet to check whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for download from the Microchip Worldwide Web site at: http://www.microchip.com

26.1 INTRODUCTION

The dsPIC33E/PIC24E Comparator module provides three comparators that can be configured in different ways. As illustrated in Figure 26-1, individual comparator options are specified by the Comparator module's Special Function Register (SFR) control bits. The following options allow users to:

- · Select the edge for trigger and interrupt generation
- Select low-power control
- Configure the comparator voltage reference and band gap
- Configure output blanking and masking

The comparator operating mode is determined by the input selections (that is, whether the input voltage is compared to a second input voltage, to an internal voltage band gap reference, or to an internal reference voltage). The internal reference voltage is generated by a resistor ladder network that is configured by the Comparator Voltage Reference Control register (CVRCON) (see Register 26-6).




Figure 26-1: Comparator I/O Operating Modes

26.2 COMPARATOR REGISTERS

The Comparator module uses the following six registers:

CMSTAT: Comparator Status Register

This register enables control over the operation of all comparators when the device enters ldle mode. In addition, it provides the status of all comparator results, as well as all of the comparator outputs and event bits, which are replicated as read-only bits in the CMSTAT register.

• CMxCON: Comparator Control Register (where x = 1, 2, or 3)

This register allows the application program to enable, configure, and interact with the individual comparators.

CMxMSKSRC: Comparator Mask Source Select Control Register

This register allows the application program to select sources for the inputs to the blanking function.

CMxMSKCON: Comparator Mask Gating Control Register

This register allows the application program to specify the blank function logic.

CMxFLTR: Comparator Filter Control Register

This register enables comparator filter configuration.

CVRCON: Comparator Voltage Reference Control Register

This register allows the application program to enable, configure and interact with the comparator internal voltage reference generator (for more information, see **26.6** "**Comparator Voltage Reference Generator**").

Register 26-1:	CMSTAT: C	omparator Sta	tus Register	•			
R/W-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
CMSIDL		—	_	_	C3EVT	C2EVT	C1EVT
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
	<u> </u>	<u> </u>	_		C3OUT	C2OUT	C1OUT
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	•	mented bit, rea	d as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14-11 bit 10 bit 9	 1 = Discontinue operation of all comparators when device enters Idle mode 0 = Continue operation of all comparators in Idle mode Unimplemented: Read as '0' C3EVT: Comparator 3 Event Status bit Reflects the event status of Comparator 3 C2EVT: Comparator 2 Event Status bit Reflects the event status of Comparator 2 						
bit 8		parator 1 Event event status of 0					
bit 7-3	Unimplemen	ted: Read as '0)'				
bit 2		parator 3 Outpu		itput			
bit 1		parator 2 Outpu alue of the Con		itput			
bit 0		parator 1 Outpu		itput			

Register 26-1: CMSTAT: Comparator Status Register

dsPIC33E/PIC24E Family Reference Manual

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R-0				
CON	COE	CPOL	CLPWR	_		CEVT	COUT				
bit 15							b				
	DAMA					DAMA	D 444 0				
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0				
	OL<1:0>	—	CREF	—	—		<1:0>				
bit 7							b				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	CON: Comp	arator Enable b	oit								
	1 = Compara	ator is enabled									
	0 = Compara	ator is disabled									
bit 14	•	arator Output E									
		ator output is pr ator output is in	esent on the C> ternal only	OUT pin							
bit 13	CPOL: Com	CPOL: Comparator Output Polarity Select bit									
	1 = Compara	ator output is in	verted								
	-	ator output is no									
bit 12	CLPWR: Comparator Low Power Mode Select bit 1 = Comparator operates in low-power mode										
bit 11-10	-	 0 = Comparator does not operate in low-power mode Unimplemented: Read as '0' 									
bit 9	CEVT: Comparator Event bit										
	interrupts	s until the bit is		.<1:0> settings	s occurred; disa	ables future trig	gers and				
	•	ator event did n									
bit 8	COUT: Comparator Output bit										
	When CPOL = 0 (non-inverted polarity): 1 = VIN+ > VIN-										
	1 = VIN + > VIN - 0 = VIN + < VIN - 0										
	When CPOL = 1 (inverted polarity):										
	$1 = VIN + \langle VIN - VIN $										
	0 = VIN+ > V	IN-									
bit 7-6			t/Interrupt Pola	-							
	 11 = Trigger/Event/Interrupt generated on any change of the comparator output (while CEVT = 0) 10 = Trigger/Event/Interrupt generated only on high to low transition of the polarity-selected 										
	compar	comparator output (while CEVT = 0)									
		If CPOL = 1 (inverted polarity):									
		Low-to-high transition of the comparator output									
		If CPOL = 0 (non-inverted polarity): High-to-low transition of the comparator output									
	01 = Trigger		t generated only		h transition of	the polarity-sele	ected				
	•	L = 1 (inverted									
			of the comparat	or output							
		L = 0 (non-inve									
	Low-to-	high transition	of the comparat	tor output							
			generation is c								

Register 26-2: CMxCON: Comparator Control Register (Continued)

bit 5 Unimplemented: Read as '0'

bit 4

- CREF: Comparator Reference Select bit (non-inverting input)
 - 1 = Non-inverting input connects to internal selectable reference voltage specified by the VREFSEL bit in the CVRCON register
 - $\ensuremath{\scriptscriptstyle 0}$ = Non-inverting input connects to CxINA pin

Comparator Reference Selection Encoding

CREF	Source
1	CVREF or VREF+
0	CxINA

bit 3-2 Unimplemented: Read as '0'

bit 1-0 CCH<1:0>: Comparator Channel Select bits

- 11 = Inverting input of comparator connects to internal selectable reference voltage specified by the BGSEL<1:0> bits in the CVRCON register
- 10 = Inverting input of comparator connects to CxIND pin
- 01 = Inverting input of comparator connects to CXINC pin
- 00 = Inverting input of comparator connects to CxINB pin

Comparator Negative Input Selection Encoding

CCH<1:0>	Source
1 1	1.2V, 0.6V, 0.2V OR VREF+
1 0	CxIND
0 1	CxINC
0 0	CxINB

Register 26-3	3: CMxMSKS	RC: Compara	tor Mask Sou	urce Select Cor	ntrol Register		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
—	—	—	—		SELSR	CC<3:0>	
bit 15		·					bit 8
D #44 0	D 444 A	D 444 0	D 444 0	D # M A	D 444 0	D 444 0	D 444
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
1.1.7	SELSRU	CB<3:0>			SELSR	CA<3:0>	1.1.0
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkr	nown
bit 15-12	Unimpleme	nted: Read as	'0'				
bit 11-8	SELSRCC<	3:0>: Mask C I	nput Select bi	ts			
	1111 = FLT4						
	1110 = FLT2						
	1101 = PWN						
	1100 = PWN 1011 = PWN						
	1010 = PWN						
	1001 = PWN						
	1000 = PWN						
	0111 = PWN	Л4Н					
	0110 = PWN	/14L					
	0101 = PWN						
	0100 = PWN						
	0011 = PWN						
	0010 = PWN 0001 = PWN						
	0001 = PWN						
bit 7-4		3:0>: Mask B I	nnut Select hi	te			
	1111 = FLT4		iput ocicot bi	13			
	1110 = FLT2						
	1101 = PWN						
	1100 = PWN						
	1011 = PWN	/6H					
	1010 = PWN						
	1001 = PWN	-					
	1000 = PWN						
	0111 = PWN 0110 = PWN						
	0110 = PWN 0101 = PWN						
	0100 = PWN	-					
	0011 = PWN						
	0010 = PWN	/12L					
	0010 = PWN 0001 = PWN 0000 = PWN	л/1Н					

Register 26-3: CMxMSKSRC: Comparator Mask Source Select Control Register

Register 26-3: CMxMSKSRC: Comparator Mask Source Select Control Register (Continued)

bit 3-0 SELSRCA<3:0>: Mask A Input Select bits

1111 = FLT4 1110 = FLT2 1101 **= PWM7H** 1100 = PWM7L 1011 **= PWM6H** 1010 = PWM6L 1001 **= PWM5H** 1000 **= PWM5L** 0111 = PWM4H 0110 = PWM4L 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L 0001 = PWM1H 0000 = PWM1L

Register 26-4:	CMXMSKC	ON: Compara	tor Mask Gati	ng Control R	egister					
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
HLMS	—	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN			
bit 15				•		•	bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'				
-n = Value at P	POR	'1' = Bit is se	t	'0' = Bit is cle		x = Bit is unk	nown			
bit 15	1 = The con asserted 0 = The con	nparator deass d ('0') compara nparator deass	tor signal from	'1', and the rpropagating'0', and the r	nasking (blankin nasking (blankin		-			
bit 14		nted: Read as	•							
bit 13	OCEN: OR Gate C Input Enable bit									
	1 = C input e	nabled as inpu	it to OR gate							
	-	lisabled as inpu	•							
bit 12	OCNEN: OR Gate C Input Inverted Enable bit									
	 1 = C input (inverted) enabled as input to OR gate 0 = C input (inverted) disabled as input to OR gate 									
bit 11	OBEN: OR Gate B Input Enable bit									
	1 = B input enabled as input to OR gate									
		isabled as inpu								
bit 10	OBNEN: OR Gate B Input Inverted Enable bit									
			ed as input to (led as input to							
bit 9	OAEN: OR Gate A Input Enable bit									
		nabled as inpu isabled as inpu								
bit 8	OANEN: OR	Gate A Input	nverted Enable	e bit						
			ed as input to (led as input to	-						
bit 7	NAGS: Nega 1 = Negative	ative AND Gate (inverted) out	Output Select	gate is enable	ed as the input to ed as input to the	-				
bit 6	1 = Positive		ND gate is ena		put to the OR ga to the OR gate	ite				
bit 5		Gate A1 C Inp	-	·	c					
	•	•	it to AND gate ut to AND gate							
bit 4	-	-	put Enable bit							
	1 = C input e	nabled as inpu	it to AND gate ut to AND gate	A1						

Register 26-4:	CMxMSKCON: Comparator Mask Gating Control Register
----------------	--

Register 26-4: CMxMSKCON: Comparator Mask Gating Control Register (Continued)

bit 3	 ABEN: AND Gate A1 B Input Enable bit 1 = B input enabled as input to AND gate A1 0 = B input disabled as input to AND gate A1
bit 2	ABNEN: AND Gate A1 B Input Inverted Enable bit
	1 = B input (inverted) enabled as input to AND gate A10 = B input (inverted) disabled as input to AND gate A1
bit 1	AAEN: AND Gate A1 A Input Enable bit
	1 = A input enabled as input to AND gate A10 = A input disabled as input to AND gate A1
bit 0	AANEN: AND Gate A1 A Input Inverted Enable bit
	${\tt l}$ = A input (inverted) enabled as input to AND gate A1 ${\tt 0}$ = A input (inverted) disabled as input to AND gate A1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	I-0
_	—	—	_	—	_	_	
bit 15	÷			· ·		·	bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		CFSEL<2:0>		CFLTREN		CFDIV<2:0>	
bit 7							bit 0
Legend:							
R = Readat	ble bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	101 = T3CL 100 = T2CL 011 = SYNC 010 = SYNC 001 = Fosc' 000 = Fcy ⁽³	K ⁽¹⁾ CO2 ⁽²⁾ CO1 ⁽²⁾ (3)					
bit 3	CFLTREN: 1 = Digital fil 0 = Digital fil		put Digital Fil	lter Enable bit			
bit 2-0	CFDIV<2:0> 111 = Clock 110 = Clock 101 = Clock 100 = Clock 011 = Clock	Comparator C Divide 1:128 Divide 1:64 Divide 1:32 Divide 1:16	output Filter C	Clock Divide Sele	ect bits		

Register 26-5: CMxFLTR: Comparator Filter Control Register

- in the "dsPIC33E/PIC24E Family Reference Manual".
 2: For more information, refer to the specific device data sheet or Section 14. "High-Speed PWM" in the "dsPIC33E/PIC24E Family Reference Manual".
 - **3:** For more information, refer to the specific device data sheet or **Section 8. "Oscillator"** (DS70580) in the *"dsPIC33E/PIC24E Family Reference Manual"*.

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0								
_	—	_	_	_	VREFSEL	BGSE	L<1:0>								
bit 15	·						bit 8								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0								
CVREN	N CVROE ⁽¹⁾ CVRR CVRSS CVR<3:0>														
bit 7							bit (
Legend:						(0)									
R = Readab		W = Writable		-	mented bit, read										
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown								
			<i>.</i> .												
bit 15-11	Unimplement														
bit 10		VREFSEL: Voltage Reference Select bit													
	 Reference source for non-inverting input is VREF+ Reference source for non-inverting input is 4-bit DAC reference 														
bit 9-8	BGSEL<1:0>: Band Gap Reference Source Select bits														
	11 = Reference source for inverting input is VREF+														
	10 = Reference source for inverting input is 0.2 V (nominal)														
	01 = Reference source for inverting input is 0.6 V (nominal)														
	00 = Reference source for inverting input is 1.2 V (nominal)														
bit 7	CVREN: Comparator Voltage Reference Enable bit														
	 Comparator voltage reference circuit powered on Comparator voltage reference circuit powered down 														
bit 6															
		CVROE: Comparator Voltage Reference Output Enable bit ⁽¹⁾													
	 1 = Voltage level is output on CVREF pin 0 = Voltage level is disconnected from CVREF pin 														
bit 5	-	CVRR: Comparator Voltage Reference Range Selection bit													
	1 = 0 to 0.67 CVRsRc, with CVRsRc/24 step size														
	0 = 0.25 CVRsRc to 0.75 CVRsRc, with CVRsRc/32 step size														
bit 4	CVRSS: Comparator Voltage Reference Source Selection bit														
	1 = Comparat	1 = Comparator voltage reference source, CVRSRC = (VREF+) – (VREF-)													
	0 = Comparator voltage reference source, CVRSRC = AVDD – AVSS														
bit 3-0	CVR<3:0> Co	omparator Volt	age Reference	e Value Selecti	ion $0 \le CVR3:CV$	$/R0 \le 15$ bits									
	When CVRR = 1:														
			$\langle \mathbf{O} \rangle \langle \mathbf{D} \mathbf{c} = \mathbf{c} \rangle$			$CVREFIN = (CVR<3:0>/24) \bullet (CVRSRC)$									
		VR<3:0>/24)	(CVRSRC)												

Note 1: CVROE overrides the TRIS bit setting.


Comparator

26.3 COMPARATOR OPERATION

The operation of a typical comparator is illustrated in Figure 26-2, along with the relationship between the analog input levels and the digital output. Depending on the comparator operating mode, the monitored analog signal is compared to either an external or internal voltage reference. Each of the comparators can be configured to use the same or different reference sources. For example, one comparator can use an external reference while the others use the internal reference. For more information on comparator operation, see **26.6 "Comparator Voltage Reference Generator"**.

In Figure 26-2, the external reference, VIN-, is a fixed external voltage. The analog signal present at VIN+ is compared to the reference signal at VIN-, and the digital output of the comparator is created when the difference is great enough. When VIN+ is less than VIN-, the output of the comparator is a digital low level. When VIN+ is greater than VIN-, the output of the comparator is a digital high level. The shaded areas of the output represent the area of uncertainty due to input offsets and response time. The polarity of the comparator output can be inverted, so that it is a digital low level when VIN+ is greater than VIN-.





Input offset represents the range of voltage levels within which the comparator trip point can occur. The output can switch at any point in this offset range. Response time is the minimum time required for the comparator to recognize a change in input levels.

26.4 COMPARATOR CONFIGURATION

Each of the three comparators in the Comparator module is configured independently by various control bits in the following registers:

- Comparator Status (CMSTAT) register (Register 26-1)
- Comparator Control (CMxCON) register (Register 26-2)
- Comparator Mask Source Control (CMxMSKSRC) register (Register 26-3)
- Comparator Mask Gating Control (CMxMSKCON) register (Register 26-4)
- Comparator Filter Control (CMxFLTR) register (Register 26-5)
- Comparator Voltage Reference Control (CVRCON) register (Register 26-6)

26.4.1 Comparator Enable/Disable

The comparator under control may be enabled or disabled using the corresponding CON bit of the CMxCON register. When the comparator is disabled, the corresponding trigger and interrupt generation is disabled when CON = 0.

It is recommended to first configure the CMxCON register with all bits to the desired value, and then set the CMxCON<CON> bit.

26.4.2 Comparator Output Blanking Function

In many power control and motor control applications, there are periods of time in which the inputs to the analog comparator are known to be invalid. The blanking (masking) function enables the user to ignore the comparator output during predefined periods of time. In this document, the terms 'masking' and 'blanking' are used interchangeably.

Figure 26-3 illustrates a block diagram of the comparator blanking circuitry. A blanking circuit is associated with each analog comparator.

Each comparator's blanking function has three user selectable inputs:

- MAI (Mask A Input)
- MBI (Mask B Input)
- MCI (Mask C Input)

The MAI, MBI and MCI signal sources are selected through the SELSRCA<3:0>, SELSRCB<3:0> and SELSRCC<3:0> bit fields in the CMxMSKSRC registers.

The MAI, MBI and the MCI signals are fed into an AND-OR function block, which enables the user to construct a blanking (masking) signal from these inputs.

The blanking (masking) function is disabled following a system Reset.

The HLMS bits in the CMxMSKCON registers configure the masking logic to operate properly depending on the default (deasserted) state of the comparators.

If the comparator is configured for 'positive logic' so that a '0' represents a deasserted state and the comparator output is a '1' when it is asserted, the HLMS bit should bet set to '0' so that the blanking function (assuming the blanking function is active) will prevent the '1' signal of the comparator from propagating through the module.

If the comparator is configured for 'negative logic' so that a '1' represents a deasserted state and the comparator output is a '0' when it is asserted, the HLMS bit should be set to a '1' so that the blanking function (assuming blanking function is active) will prevent the '0' signal of the comparator from propagating through the module.




Figure 26-3: User Programmable Blanking Function Diagram

26.4.3 Digital Output Filter

In many motor and power control applications, the analog comparator input signals can be corrupted by the large electromagnetic fields generated by the associated external switching power transistors. Corruption of the analog input signals to the comparator can cause unwanted comparator output transitions. The programmable digital output filter can minimize the effects of input signal corruption.

The digital filter requires three consecutive input samples to be similar before the output of the filter can change state. Assuming the current state is 'zero', a string of inputs such as '001010110111' will only yield an output state of 'one' at the end of the example sequence after the three consecutive '1's. Similarly, a sequence of three consecutive '0's are required before the output will change to a zero state.

Because of the requirement of three similar consecutive states for the filter, the chosen digital filter clock period must be one-third or less than the maximum desired comparator response time.

The digital filter is enabled by setting the CFLTREN bit in the CMxFLTR control register. The CFDIV<2:0> bits in the CMxFLTR register select the clock divider ratio for the clock signal input to the digital filter block. The CFSEL<2:0> bits in the CMxFLTR register select the desired clock source for digital filter. The digital filter is disabled (bypassed) following a system Reset.

26.4.4 Comparator Polarity Selection

To provide maximum flexibility, the output of the comparator may be inverted using the CPOL bit in the CMxCON register. This is functionally identical to reversing the inverting and non-inverting inputs of the comparator for a particular mode.

The CPOL bit should be changed only when the comparator is disabled (CON = 0). Internal logic will prevent the generation of any corresponding triggers or interrupts when CON = 0. The logic allows both the CON and CPOL bits to be set with a single register write.

26.4.5 Event Polarity Selection

In addition to a programmable comparator output polarity, this module also allows software selection for trigger/interrupt edge polarity, through the EVPOL<1:0> bits in the corresponding CMxCON register. This feature allows independent control of the comparator output, as seen on any external pins, and the trigger/interrupt generation.

Note: The corresponding comparator must be enabled (CON = 1) for the specific trigger/interrupt generation to be enabled.

26.4.6 Comparator Reference Input Selection

The input to the non-inverting input of the comparator, also known as the reference input, can be selected between the following three settings:

- CxINA pin (CON = 1, CREF = 0)
- Internal CVREF voltage (CON = 1, CREF = 1)
- None (CON = 0, CREF = x). In this case, the comparator output status will be indeterminate, and associated trigger/interrupt generation is disabled

26.4.7 Comparator Channel Selection

The input to the inverting input of the comparator, also known as the channel input, can be selected between the following five settings:

- CxINB pin (CON = 1, CCH<1:0> = 2'b00)
- CxINC pin (CON = 1, CCH<1:0> = 2'b01)
- CxIND pin (CON = 1, CCH<1:0> = 2'b10)
- Band Gap Reference (CON = 1, CCH<1:0> = 2' b11). The source of the band gap reference can be selected by the user-assigned application through the BGSEL<1:0> bits in the Comparator Voltage Reference Control register (CVRCON<9:8>).
- None (CON = 0, CCH<1:0> = 2' bxx). In this case, the comparator output status will be indeterminate, and associated trigger/interrupt generation is disabled.

26.4.8 Low-Power Selection

Depending on the capabilities of the comparator modules, this interface provides a Low-power mode selection bit (CLPWR). Using this bit, a user can trade off power consumption for the speed of the comparator.

When CLPWR = 0, standard power mode is active. When CLPWR = 1, the low-power setting of the corresponding comparator is enabled.

Note: The comparator power setting should not be changed while CON = 1.

26.4.9 Comparator Event Status Bit


The Comparator Event Status (CEVT) bit (CMxCON<9>) reflects whether or not the comparator has gone through the preconfigured event. After the bit is set, all future triggers and interrupts from the corresponding comparator will be blocked until the user-assigned application clears the CEVT bit. Clearing the CEVT bit begins re-arming the trigger. Once the CEVT bit is cleared, it takes an extra CPU cycle for the comparator triggers to be fully re-armed.

26.4.10 Status Register

To provide an overview of all comparator results, all the comparator outputs (CMxCON<COUT>) and event bits (CMxCON<CEVT>) are replicated as status bits in the CMSTAT register.

These bits are read-only and can be altered only by manipulating the corresponding CMxCON register or the comparator input signals.






26.5 COMPARATOR INTERRUPTS

The Comparator Interrupt Flag (CMIF) bit (IFS1<2>) is set when the synchronized output value of any of the three comparator changes with respect to the last read value. These status bits reflect the following output change:

- **C1EVT** Comparator 1 Event (CMSTAT<8>)
- C2EVT Comparator 2 Event (CMSTAT<9>)
- **C3EVT** Comparator 3 Event (CMSTAT<10>)

User-assigned software can read the CxEVT and CxOUT bits to determine the change that occurred. Because it is possible to write a '1' to this register, a simulated interrupt can be software initiated. Both the CMIF and CxEVT bits must be reset by clearing them in software. These bits can be cleared in the Interrupt Service Routine. For more information, refer to the **Section 6.** "Interrupts" (DS70600) in the "dsPIC33E/PIC24E Family Reference Manual".



26.5.1 Interrupt Operation During Sleep Mode

If a comparator is enabled and the dsPIC33E/PIC24E device is placed in Sleep mode, the comparator remains active. If the Comparator interrupt is enabled in the Interrupt module, it remains functional. Under these conditions, a comparator interrupt event will wake-up the device from Sleep mode.

Each operational comparator consumes additional current. To minimize power consumption in Sleep mode, turn off the comparators before entering Sleep mode by disabling the CON bits (CMxCON<11:10>). If the device wakes up from Sleep mode, the contents of the CMxCON register are not affected. For more information on Sleep mode, refer to the **Section 9.** "**Watchdog Timer and Power-Saving Modes**" (DS70615) in the "*dsPIC33E/PIC24E Family Reference Manual*".

26.5.2 Interrupt Operation During Idle Mode

The comparator remains active in Idle mode. Comparator interrupt operation during idle mode is controlled by the Comparator Idle Mode (CMIDL) bit (CMSTAT<15>). If CMIDL = 0, normal interrupt operation continues. If CMIDL = 1, the comparator continues to operate, but it does not generate interrupts.


For more information on Idle mode, refer to the **Section 9. "Watchdog Timer and Power-Saving Modes"** (DS70615) in the *"dsPIC33E/PIC24E Family Reference Manual"*.


26.5.3 Effects of a Reset State

A device Reset forces the CMxCON register to its Reset state, causing the comparator modules to be turned off (CON = 0). However, the input pins multiplexed with analog input sources are configured as analog inputs by default on device Reset. The I/O configuration for these pins is determined by the setting of the ADxPCFGL or ADxPCFGH register. Therefore, device current is minimized when analog inputs are present at Reset time.

26.5.4 Analog Input Connection Considerations

A simplified circuit for an analog input is illustrated in Figure 26-5. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have little leakage current.





26.6 COMPARATOR VOLTAGE REFERENCE GENERATOR

The internal comparator voltage reference is derived from a 16-tap resistor ladder network that provides a selectable voltage level, as illustrated in Figure 26-6. This resistor network generates the internal voltage reference for the analog comparators.

This voltage generator network is managed by the Comparator Voltage Reference Control (CVRCON) register (see Register 26-6) through these control bits:

- CVREN Comparator Voltage Reference Enable (CVRCON<7>) This control bit enables the voltage reference circuit.
- CVROE Comparator Voltage Reference Output Enable (CVRCON<6>) This control bit enables the reference voltage to be placed on the CVREF pin. When enabled, this bit overrides the corresponding TRIS bit setting.
- VREFSEL Voltage Reference Select bit (CVRCON<10>)
 This control bit specifies whether the reference source is external (VREF+), or it is obtained from the 4-bit DAC output.
- CVRSS Comparator Voltage Reference Source Selection (CVRCON<4>)
 This control bit specifies that the source (CVRSS) for the voltage reference circuit is either the device voltage supply (AVDD and AVSS) or an external reference (VREF+ and VREF–).
- CVRR Comparator Voltage Reference Range Selection (CVRCON<5>)

This control bit selects one of the two voltage ranges covered by the 16-tap resistor ladder network:

- 0 to 0.67 CVRSRC
- 0.25 CVRSRC to 0.75 CVRSRC


The range selected also determines the voltage increments available from the resistor ladder taps (see **26.6.1 "Configuring the Comparator Voltage Reference"**).

• CVR<3:0> – Comparator Voltage Reference Value Selection (CVRCOM<3:0>)

These bits designate the resistor ladder tap position.

Table 26-1 lists the voltage at each tap for both ranges with CVRSRC = 3.3V.





C)/[] <2:0>	Tan	Voltage Reference		
CVR<3:0>	Тар	CVRR = 0	CVRR = 1	
0000	0	0.83V	0.00V	
0001	1	0.93V	0.14V	
0010	2	1.03V	0.28V	
0011	3	1.13V	0.41V	
0100	4	1.24V	0.55V	
0101	5	1.34V	0.69V	
0110 6		1.44V	0.83V	
0111	7	1.55V	0.96V	
1000	8	1.65V	1.10V	
1001	9	1.75V	1.24V	
1010	10	1.86V	1.38V	
1011	11	1.96V	1.51V	
1100	12	2.06V	1.65V	
1101	13	2.17V	1.79V	
1110	14	2.27V	1.93V	
1111	15	2.37V	2.06V	

 Table 26-1:
 Typical Voltage Reference with CVRSRC = 3.3V

26.6.1 Configuring the Comparator Voltage Reference

The voltage range selected by the CVRR bit determines the size of the steps selected by the CVR<3:0> bits. One range (CVRR = 0) provides finer resolution by offering smaller voltage increments for each step. The equations used to calculate the comparator voltage reference are as follows:

 $\frac{\text{If } \text{CVRR} = 1:}{\text{Voltage Reference} = ((\text{CVR}<3:0>)/24) \bullet (\text{CVRSRC})}$ $\frac{\text{If } \text{CVRR} = 0:}{\text{Voltage Reference} = (\text{CVRSRC}/4) + ((\text{CVR}<3:0>)/32) \bullet (\text{CVRSRC})}$

26.6.2 Voltage Reference Accuracy/Error

The full voltage reference range cannot be realized because the transistors on the top and bottom of the resistor ladder network (Figure 26-6) keep the voltage reference from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the voltage reference output changes with fluctuations in the reference source. For reference voltage accuracy, refer to the "Electrical Characteristics" section of the data sheet for the device you are using.

26.6.3 Operation During Sleep Mode

When the device wakes up from Sleep mode through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

26.6.4 Effects of a Reset

A device Reset has the following effects:

- Disables the voltage reference by clearing the CVREN bit (CVRCON<7>)
- Disconnects the reference from the CVREF pin by clearing the CVROE bit (CVRCON<6>)
- Selects the high-voltage range by clearing the CVRR bit (CVRCON<5>)
- Clears the CVR value bits (CVRCON<3:0>)

26.6.5 Connection Considerations

The voltage reference generator operates independently of the Comparator module. The output of the reference generator is connected to the CVREF pin if the CVROE bit (CVRCON<6>) is set. Enabling the voltage reference output onto the I/O when it is configured as a digital input will increase current consumption. Configuring the port associated with CVREF as a digital output, with CVRSS enabled, will also increase current consumption.

The CVREF output pin can be used as a simple Digital-to-Analog output with limited drive capability. Due to this limited current drive capability, a buffer must be used on the voltage reference output for external connections to CVREF. Figure 26-7 illustrates a buffering technique example.




Figure 26-7: Comparator Voltage Reference Output Buffer Example

Comparator

26.7 REGISTER MAP

A summary of the registers associated with the Comparator module is provided in Table 26-2.

Table 26-2: Comparator Register Map

			0														
File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	CMSIDL	—	—	—	_	C3EVT	C2EVT	C1EVT	—	—	—	—	—	C3OUT	C2OUT	C10UT	0000
CMxCON	CON	COE	CPOL	CLPWR	_	_	CEVT	COUT	EVPO	L<1:0>	_	CREF	_	_	CCH	<1:0>	0000
CMxMSKSRC	_	_		—	SELSRCC<3:0>				SELSRCB<3:0>				SELSRCA<3:0>				0000
CMxMSKCON	HLMS	—	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CMxFLTR	—	—		—	—	_			—	CFSEL<2:0>			CFLTREN	CFDIV<2:0>		0000	
CVRCON	—	_		—	—	VREFSEL	BGSE	L<1:0>	CVREN	CVREN CVROE CVRR CVRSS CVR<3:0>				0000			

26.8 DESIGN TIPS

Question 1:	Why is my voltage reference not what I expect?
Answer:	Any variation of the voltage reference source will translate directly onto the CVREF pin. Also, ensure that you have correctly calculated (specified) the voltage divider which generates the voltage reference.
Question 2:	Why is my voltage reference not at the expected level when I connect CVREF into a low-impedance circuit?

Answer: The voltage reference module is not intended to drive large loads. A buffer must be used between the CVREF pin and the load of the dsPIC33E/PIC24E device (see Figure 26-7).

26.9 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33E/PIC24E device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Comparator module are:

Title

Application Note

Make a Delta-Sigma Converter Using a Microcontroller's Analog Comparator ModuleAN700A Comparator Based Slope ADCAN863

Note: Visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the dsPIC33E/PIC24E family of devices.

26.10 REVISION HISTORY

Revision A (November 2008)

This is the initial release of this document.

Revision B (April 2010)

This version of the document includes the following updates:

- Replaced Figure 26-1: Comparator I/O Operating Modes
- Updated the CMxCON: Comparator Control Register (Register 26-2):
 - Changed the default POR values for the COE COUT and EVPOL<1:0> bits
- Updated the selection encoding tables for the CREF and CCH<1:0> bits
- Updated the CREF = 1 definition
- Updated the CCH<1:0> = 11 definition
- Updated the CMxMSKSRC: Comparator Mask Source Select Control Register (Register 26-3):
 - Renamed the SELSRC_A, SELSRC_B, and SELSRC_C bits to SELSRCA, SELSRCB, and SELSRCC
 - Changed the bit value definitions for SELSRCA, SELSCRB, and SELSRCC
- Updated the CMxMSKCON: Comparator Mask Gating Control Register (Register 26-4):
 Removed the word inverted from the OCEN, OBEN, ACEN, and ABEN bit definitions
- Added Note 1, Note 2, and Note 3 and updated the CFSEL<2:0> bit definition in the CMxFLTR: Comparator Filter Control Register (Register 26-5)
- Updated the bit value definitions for the VREFSEL and BGSEL<1:0> bits in the CVRCON: Comparator Voltage Reference Control Register (Register 26-6)

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-60932-140-6

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820