

TC4426/27/28 System Design Practice

Author: Scott Sangster,
Microchip Technology, Inc.

INTRODUCTION

The TC4426/4427/4428 are high-speed power MOSFET drivers built using Microchip Technology's tough CMOS process. They are improved versions of the earlier TC426/427/428 family of high-speed power MOSFET drivers (with which they are pin compatible) and are capable of giving reliable service in far more demanding electrical environments. They will not latch up under any conditions within their power and voltage ratings. They are not subject to damage when up to 5V of noise spiking (of either polarity) occurs on the ground pin. They can accept, without damage or logic upset, up to 500mA of reverse current (of either polarity) being forced back into their outputs. All terminals are fully protected against up to 4kV of electrostatic discharge.

As a result, the TC4426/4427/4428 are much easier to use, more flexible in operation, and much more forgiving than any other drivers (CMOS or bipolar) currently available. Because they are fabricated in CMOS, they dissipate a minimum of power and provide rail-to-rail voltage swings to ensure the logic state of any load they are driving.

The TC4426/27/28 fast switching times are made possible by a low impedance CMOS output stage. The high peak currents make 30nsec rise/fall times possible.

The rapid rise/fall times do, however, require systems be designed with adequate power supply decoupling and stray lead inductance minimization. Practices which are adequate for 1µsec rise/fall times and 20mA peak currents will not be adequate with the TC4426 family. The same laws of physics apply in both systems. The results may be negligible in one and of prime importance in another.

For example, a 0.1µH power lead inductance (4" of 0.025" diameter wire) can cause a voltage spike 1000 times larger in a fast system with an unbypassed supply.

Low Speed System

$L_S = 0.1\mu\text{H}$
 $\Delta V_{\text{OUT}} = 18\text{V}$
 $t = 1\mu\text{sec}$
 $I_{\text{PK}} = 20\text{mA}$
 $C_L = 1000\text{pF}$
 $\Delta V_{\text{SUPPLY}} = L \text{ di/dt}$
 $= 2\text{mV}$

High Speed System

$L_S = 0.1\mu\text{H}$
 $\Delta V_{\text{OUT}} = 18\text{V}$
 $t = 30\text{nsec}$
 $I_{\text{PK}} = 600\text{mA}$
 $C_L = 1000\text{pF}$
 $\Delta V_{\text{SUPPLY}} = L \text{ di/dt}$
 $= 2.0\text{V}$

The system design practices needed are not difficult to apply. The simple good engineering practice of bypassing the power supply, minimizing stray lead inductance, and grounding unused driver inputs will solve most system problems. Nothing new required — just a little careful application of techniques common to any high speed CMOS system.

The TC4426 family outputs are CMOS. Low quiescent power and high output voltage drive (very important with 5V supply operation) result. Since the outputs are CMOS the potential for activating a parasitic SCR exists. This must be avoided to prevent potential device destruction. If the TC4426 output, like any CMOS chip, is driven below ground or above the positive power supply an internal parasitic SCR can be turned on. The high current flow can damage the device. The actual TC4426 output stage is shown in Figure 1. The IC layout and simplified equivalent SCR circuit are shown in Figures 2 and 3.




FIGURE 1: TC4426 output.




FIGURE 2: Output stage IC layout.

AN797




FIGURE 3: Equivalent SCR circuit.

The IC parasitic SCR can be turned on if D_P is raised above V_{CC} or if D_N is forced below ground. An inductive load at the output can also create a voltage swing at the output that exceeds the positive supply or undershoots ground.

If the output is raised above the positive supply, current is injected into the emitter of Q_1 and swept into the collector. The Q_1 collector feeds the base of Q_2 and R_2 . When the base of Q_2 reaches 0.6V Q_2 turns on. This forces Q_1 on. The SCR is now "fired" shorting the positive power supply to ground. A similar situation exists when the output is driven below ground.

The internal SCR can also be triggered by excessive voltage on the power supply that results in internal voltage breakdown. The current injected can trigger the SCR action.

By limiting the current injected into the TC4426 output when the output is above the positive power supply latch up is avoided. The limiting current is:

$$I \leq \frac{V_{BE}}{R_2 \parallel R_{ONP}}$$

where:

- R_{ONP} = ON resistance of P channel device (12Ω max)
- V_{BE} = Q_2 base emitter turn on voltage (Approx. 0.6V)
- R_2 = Bulk resistance

Assuming the ON resistance dominates, the current should be limited to 40mA. A similar analysis with the output below ground indicates the current pulled out of the TC4426 output should be limited to 60mA. The maximum allowable latch current is temperature sensitive. At high chip temperature the base emitter voltages are reduced. A 1°C rise lowers V_{BE} by 2.2mV.

Current limiting with a series output resistor may not be practical in all systems. The output rise and fall times may increase. An alternate solution uses low forward voltage output clamp diodes to bypass the SCR trigger current around the device.




FIGURE 4: Equivalent SCR circuit.





FIGURE 5: Stray supply lead inductance can decrease reliability.



- Notes:
1. Low inductance 0.1µF ceramic disk or monolithic capacitor.
 2. Bypass as close to Pin 6 & 3 as physically possible.
 3. Remember unused inputs should be grounded.
 4. Bypassing is important.

FIGURE 6: Suggested bypass procedure.




FIGURE 7: TC4426 has CMOS inputs. Speed up capacitors are not required.

External output clamp diodes prevent the TC4426 output from being pulled far enough outside the power supply range to turn on the parasitic SCR. (See App. Note 763).

The external diodes must have a lower forward on base to emitter voltage than the parasitic transistor junctions. Schottky small signal diodes are suitable. Several possible types are:

- Panasonic: P/N MAZH735
- ON Semiconductor: P/N BAS40-04LT1 (dual series)
- Zetex: P/N ZHCS1000

To be effective the output clamp diodes must be connected close to the output, supply and ground device pins.

Supply bypass capacitors must also be connected between V_{CC} (Pin 6) and Ground (Pin 3). Connections must be close to the actual device pins (approx. 0.5"). A 0.1 μ F ceramic disk capacitor in parallel with a 1 μ F low ESR film capacitor is suggested. Without supply bypassing, power supply lead inductance can cause voltage breakdown. The bypass capacitors also supply the transient current needed during capacitive load charging.

A 10 Ω to 15 Ω resistor in series with the power supply filters voltage spikes present at the TC4426/27/28 supply terminal. Should latch up occur, this will also limit current. Rise and fall times will not be affected if the recommended supply bypassing is used. See Figure 8.

The DS0026 has a bipolar input. A speed up capacitor is normally used to decrease switching time. Base storage time is reduced. The capacitor causes a voltage spike drive at the input that extends beyond V_{CC} or ground. The TC4426 input is CMOS and does not require a speed up capacitor. In converting DS0026 sockets to the TC4426/27/28 the capacitor should be removed. This will maximize drive to the device and minimize transition time. Benefits include fewer components and reduced insertion costs. See Figure 8.

The TC4426/27/28 outputs feature a low impedance P-channel pull-up MOS device and low impedance N-channel pull-down MOS device. The low resistance outputs are responsible for the 30nsec rise and fall times. The CMOS construction minimizes current drain.




FIGURE 8: R_L current limiting protects device and will not degrade switching speed.

The output N and P channel devices should not be forced to conduct current simultaneously. This can happen if an unused input is left floating. Unused inputs must be connected to ground or the positive supply. A ground connection will minimize steady state supply current. This is common engineering practice followed in CMOS logic system design but is sometimes overlooked during a "quick" bench evaluation. Floating inputs cause excessive current flow and may potentially destroy the driver.

The input drive signal should also have rise and fall times less than 1 μ sec. This minimizes time spent in the output stage transition region.

Package Power Dissipation

Input signal duty cycle, power supply voltage, and capacitive load influence package power dissipation. Given power dissipation and package thermal resistance the maximum ambient operation temperature is easily calculated. The CerDIP 8-pin package junction to ambient thermal resistance is 150 $^{\circ}$ C/W. At 25 $^{\circ}$ C the package is rated at 800mW maximum dissipation. Maximum allowable chip temperature is 150 $^{\circ}$ C.

Three components make up total package power dissipation:

1. Capacitive load dissipation (P_C)
2. Quiescent power (P_Q)
3. Transition power (P_T)

The capacitive load caused dissipation is a direct function of frequency, capacitive load, and supply voltage. The package power dissipation per driver is:

AN797

$$\text{Eq. 1: } P_C = f C V_S^2$$

where: f = Switching frequency
 C = Capacitive load
 V_S = Supply voltage

Quiescent power dissipation depends on input signal duty cycle. A logic low input results in a low power dissipation mode with only 0.6mA total current drain. Logic high signals raise the current to 8mA maximum. The quiescent power dissipation is:

$$\text{Eq. 2: } P_Q = (V_S)(I_H)D + (V_S)(1 - D)(I_L)$$

where: I_H = Quiescent current with both inputs high (8mA Max)
 I_L = Quiescent current with both inputs low (0.6mA Max)
 D = Duty cycle

Transition power dissipation is normally not significant. It arises because the output stage N and P channel MOS transistors are on simultaneously for a very short period when the output changes. The transition package power dissipation power driver is approximately:

$$\text{Eq. 3: } P_T = f V_S (1.63nA \times s)$$

An example shows the relative magnitude for each term. Both drivers are driven with a 50% duty cycle signal at the same frequency. Capacitive load is the same for each driver.

Example 1:

$$C = 1000pF$$

$$V_S = 18V$$

$$D = 50\%$$

$$f = 200kHz$$

$$P_D = \text{Package power dissipation} = P_C + P_Q + P_T \\ = 130mW + 77mW + 11.7mW \\ = 219mW$$

$$\text{Max. operating temperature} = T_J - \theta_{JA} (P_D) \\ = 117^\circ C$$

where:

$$T_J = \text{Max. allowable junction temperature (150}^\circ C)$$

$$\theta_{JA} = \text{Junction to ambient thermal resistance (150}^\circ C/W, \text{CerDIP)}$$

Table 1 gives the total package power dissipation for several different cases using the formulas previously developed. If only one driver is active divide the package power dissipation numbers by two in Table 1.

Capacitive Load (pF)	Input Frequency (kHz)	Supply Voltage (V)	Package Power Dissipation CerDIP Package ($\theta_{JA} = 150^\circ C/W$)				Max Ambient Operating Temp ($^\circ C$)
			P_Q (mW)	P_C (mW)	P_T (mW)	P_D (mW)	
1000	50	18	77	32	3	112	125
1000	100	18	77	65	6	148	125
1000	200	18	77	130	12	219	117
1000	400	18	77	259	23	359	96
1000	1000	18	77	648	59	784	32
1000	50	12	52	14	2	68	125
1000	100	12	52	29	4	85	125
1000	200	12	52	58	8	118	125
1000	400	12	52	115	16	183	123
1000	1000	12	52	288	39	379	93
2000	50	18	77	65	3	145	125
1000	1800	12	52	518	70	640	54
50	4000	18	77	130	235	442	84
1000	100	18	77	65	6	148	125
500	100	18	77	32	6	115	125
500	200	15	65	45	10	120	125
500	100	15	65	23	5	93	125

Notes: 1. Duty Cycle = 50%
2. Each input driven
3. Each output with capacitive load
4. Ambient operating temperature should not exceed 85°C for "EOA" and "EPA" devices or 125°C for "MJA" devices.

TABLE 1: TC4426 package power dissipation.

NOTES:

AN797

NOTES:

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, FilterLab, KEELoQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



MICROCHIP

WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: <http://www.microchip.com>

Rocky Mountain

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-692-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road
Kokomo, Indiana 46902
Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

New York

150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd
Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai)
Co., Ltd., Beijing Liaison Office
Unit 915
Bei Hai Wan Tai Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai)
Co., Ltd., Chengdu Liaison Office
Rm. 2401, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai)
Co., Ltd., Fuzhou Liaison Office
Unit 28F, World Trade Plaza
No. 71 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7503506 Fax: 86-591-7503521

China - Shanghai

Microchip Technology Consulting (Shanghai)
Co., Ltd.
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai)
Co., Ltd., Shenzhen Liaison Office
Rm. 1315, 13/F, Shenzhen Kerry Centre,
Renminnan Lu
Shenzhen 518001, China
Tel: 86-755-2350361 Fax: 86-755-2366086

Hong Kong

Microchip Technology Hongkong Ltd.
Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc.
India Liaison Office
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaughnessey Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd.
200 Middle Road
#07-02 Prime Centre
Singapore, 188980
Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Microchip Technology Taiwan
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS
Regus Business Centre
Lautrup høj 1-3
Ballerup DK-2750 Denmark
Tel: 45 4420 9895 Fax: 45 4420 9910

France

Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - 1er Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Microchip Technology GmbH
Gustav-Heinemann Ring 125
D-81739 Munich, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Arizona Microchip Technology Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44 118 921 5869 Fax: 44-118 921-5820

03/01/02

